Coarse-Grained Reconfigurable Computing with the Versat Architecture
نویسندگان
چکیده
Reconfigurable computing architectures allow the adaptation of underlying datapath to algorithm. The granularity elements and data width determines architecture its programming flexibility. Coarse-grained have shown right balance between programmability performance. This paper provides an overview coarse-grained reconfigurable describes Versat, a Coarse-Grained Array (CGRA) with self-generated partial reconfiguration, presented as case study for better understanding these architectures. Unlike most existing approaches, which mainly use pre-compiled configurations, Versat program can generate apply myriads on-the-fly configurations. Partial reconfiguration plays central role in this approach, it speeds up generation incrementally different array has complete graph topology, yields unprecedented programmability, including assembly programming. Besides being useful optimising programs, is invaluable working around post-silicon hardware, software, or compiler issues. Results on core area, frequency, power, performance running codes are compared other implementations.
منابع مشابه
Coarse Grained Reconfigurable Architecture
This paper examines the challenges of mapping applications on to a Coarsegrained reconfigurable architecture (CGRA). Through crowd sourcing through a simple game and using the movement data from successful players the research project plans to produce better mappings, or improve existing algorithms through common patterns by the most successful players. This paper also examines the case studies...
متن کاملVersat, a Minimal Coarse-Grain Reconfigurable Array
This paper introduces Versat, a minimal Coarse-Grain Reconfigurable Array (CGRA) used as a hardware accelerator to optimize performance and power in a heterogeneous system. Compared to other works, Versat features a smaller number of functional units and a simpler controller. This stems from the observation that competitive acceleration can be achieved with a smaller array and more frequent rec...
متن کاملArchitecture Enhancements for the ADRES Coarse-Grained Reconfigurable Array
Reconfigurable architectures provide power efficiency, flexibility and high performance for next generation embedded multimedia devices. ADRES, the IMEC Coarse-Grained Reconfigurable Array architecture and its compiler DRESC enable the design of reconfigurable 2D array processors with arbitrary functional units, register file organizations and interconnection topologies. This creates an enormou...
متن کاملMapping Applications to a Coarse-Grained Reconfigurable Architecture
Today the most commonly used system architectures in data processing can be divided into three categories: general purpose processors, application specific architectures and reconfigurable architectures. General purpose processors are flexible, but inefficient and for some applications do not offer enough performance. Application specific architectures are efficient and give good performance, b...
متن کاملCode generation for a Coarse-Grained Reconfigurable Architecture
Good tool support is essential for computing platforms because they increase programmability. This is especially the case for reconfigurable architectures because applications need to be mapped on the architecture for each configuration individually. This paper introduces a compiler backend for Coarse Grained Reconfigurable Arrays (CGRA) based on LLVM. The CGRA compiler must be retargetable to ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics
سال: 2021
ISSN: ['2079-9292']
DOI: https://doi.org/10.3390/electronics10060669